Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17266 ディスカッション

Timequest GUI

Altera_Forum
名誉コントリビューター II
1,227件の閲覧回数

Hi, 

my question considers the TimeQuest time analysis. Can someone explain me why does the Data Arrival/Required waveline changes after the latch clock ? From what I know it shall change before Latch time and stay stable during Tsetup time... 

 

 

best regards 

Joel
0 件の賞賛
2 返答(返信)
Altera_Forum
名誉コントリビューター II
514件の閲覧回数

From your latch clock, there is a clock delay, pessimisim, uncertainty, etc. that changes when the actual latch clock hits the latching register. That being said, the data does arrive after this, and the slack is negative. So you're right, this is incorrect and it's basically telling you that this path failed timing. It should be in red, and negative slacks mean they failed timing.

Altera_Forum
名誉コントリビューター II
514件の閲覧回数

I understand it now. What I missed was the bottom Clock Delay which is shown in respect to the Latch Clock. And the Clock Delay on the top is shown in respect to the Launch Clock. Its all clear now. Thank you.

返信