Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Timing Constraints.

m_kumar
New Contributor I
363 Views

Hi sir/madam.

I'm working on MAX10  FPGA to interface USB 2.0 with FPGA to send image data pixels to PC . Problem is my verilog design is not able achieve timing constraints (designed for 60 MHz clock and achieved to 58 MHz ) i saw this in timing analyzer in quartus software. Can i get help on how to design FPGA projects to meet timing constarints. I'm new to FPGA design technology.

Thanks in advance.

  

0 Kudos
8 Replies
Schroeti
New Contributor I
355 Views

In Quartus you can use the Timing Optimization Advisor from menu:
 Tools/Advisors/Timing Optimization Advisor
to get some good advice.

m_kumar
New Contributor I
351 Views

Thanks for the reply sir. Also can i get any design tips for fpga design.

sstrell
Honored Contributor III
340 Views

There's lots of training available for timing analysis.  Start here:

Timing Analyzer: Introduction to Timing Analysis

m_kumar
New Contributor I
335 Views
Schroeti
New Contributor I
326 Views

This document gives advice on many things concerning timing:
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an584.pdf

Also some design tips are listed.

m_kumar
New Contributor I
294 Views
KhaiChein_Y_Intel
332 Views

Hi,


You may also refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbo.... There are some examples on how to constrain a design.


Thanks

Best regards,

Khai Chein


KhaiChein_Y_Intel
330 Views

Hi,


You may also refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbo.... There are some examples on how to constrain a design.


Thanks

Best regards,

KhaiY


Reply