Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Timing Constraints.

m_kumar
New Contributor I
304 Views

Hi sir/madam.

I'm working on MAX10  FPGA to interface USB 2.0 with FPGA to send image data pixels to PC . Problem is my verilog design is not able achieve timing constraints (designed for 60 MHz clock and achieved to 58 MHz ) i saw this in timing analyzer in quartus software. Can i get help on how to design FPGA projects to meet timing constarints. I'm new to FPGA design technology.

Thanks in advance.

  

0 Kudos
8 Replies
Schroeti
New Contributor I
296 Views

In Quartus you can use the Timing Optimization Advisor from menu:
 Tools/Advisors/Timing Optimization Advisor
to get some good advice.

m_kumar
New Contributor I
292 Views

Thanks for the reply sir. Also can i get any design tips for fpga design.

sstrell
Honored Contributor III
281 Views

There's lots of training available for timing analysis.  Start here:

Timing Analyzer: Introduction to Timing Analysis

m_kumar
New Contributor I
276 Views
Schroeti
New Contributor I
267 Views

This document gives advice on many things concerning timing:
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an584.pdf

Also some design tips are listed.

m_kumar
New Contributor I
235 Views
KhaiChein_Y_Intel
273 Views

Hi,


You may also refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbo.... There are some examples on how to constrain a design.


Thanks

Best regards,

Khai Chein


KhaiChein_Y_Intel
271 Views

Hi,


You may also refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbo.... There are some examples on how to constrain a design.


Thanks

Best regards,

KhaiY


Reply