Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Timing Constraints

m_kumar
New Contributor I
84 Views

hi,

Can i get any refernce how to achive the require time constraints in project,

Now i my project i have 

60 Mhz clock = Achieved up to 56Mhz ,

200Mhz clock = Achieved up to 180 Mhz,

How to meet the required clock, What are all functions needs to observe.

Thanks in advance.

0 Kudos
0 Replies
Reply