Timing constraint for FIFO megafunction

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Timing constraint for FIFO megafunction

993 Views

I am converting a data stream into 10-bit data (simple shift reg) and feeding it into a FIFO. The FIFO is enabled for only 1 clock cycle in every 10, and idle for the 9 cycles in between each load. How do I instruct Quartus that it's ok if it cannot achieve setup/hold at full speed?

edit: solved with multicycle constraints.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.