Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Timing constraints

Altera_Forum
Honored Contributor II
1,187 Views

Hi, 

 

I followed instructions on the toutorial for Time Quest Analyzer, in order to put a constraint on my clock input to the design.  

I chose the clock (clock_50), and gave it a 10ns constarint. 

 

still i get the following - Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment. 

can anyone advise?
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
513 Views

You didn't show your constraint, but SDC is case sensitive by default. (I think there's a -no_case option with a lot of them).

0 Kudos
Altera_Forum
Honored Contributor II
513 Views

Hi, 

thanks for the answer.. 

 

here is the constraint (BTW, i generated it through the create clock option in the Time Quest Analyzer GUI): 

 

# ************************************************************** 

# Time Information 

# ************************************************************** 

 

set_time_format -unit ns -decimal_places 3 

 

 

 

# ************************************************************** 

# Create Clock 

# ************************************************************** 

 

create_clock -name {CLOCK_50} -period 10.000 -waveform { 0.000 5.000 } [get_ports {CLOCK_50}] 

 

 

# ************************************************************** 

# Create Generated Clock 

# ********
0 Kudos
Altera_Forum
Honored Contributor II
513 Views

Did you include the .sdc file on your project? (Assignments -> Settings -> Timequest Timing Analyzer)

0 Kudos
Reply