Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Timing for external SRAM

Altera_Forum
Honored Contributor II
1,188 Views

It seems I need another basic TimeQuest lesson. Can someone tell me what the best way is to specify timing to external SRAM? To keep it simple, consider only the write cycle. Pins are Data, Addr, WE. Setup and hold for the chip is specified relative to WE. 

 

There is no clock involved. I want to capture the setup and hold requirements RELATIVE to WE. It seems that one wants to specify this relative relationship so that the delays track each other over the fast and slow models. I am using Cyclone II.
0 Kudos
0 Replies
Reply