Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15559 Discussions

Timing simulation looks same as functional simulation in Quartus Introduction tutorial

CZHE0
Beginner
476 Views

I'm trying to follow the Quartus Introduction tutorial from https://fpgauniversity.intel.com/redirect/materials?id=/pub/Intel_Material/14.1/Tutorials/Verilog/Qu.... This is just a simple XOR.

 

However, at the step where I run timing simulation, I do not see any delay in the waveform as the tutorial shows. Instead, it looks identical to what I see in functional simulation.

 

What am I missing? I'm using Quartus Prime Lite edition 18.1.0 Build 625. I've configured Assignments -> Settings -> Simulation to use Modelsim-Altera. I also noticed that after compilation, 'Timing Analyzer' is red and warns about unconstrained paths, so perhaps I'm missing something here?

0 Kudos
3 Replies
Kenny_Tan
Moderator
151 Views

May I know what device that you were using? We no longer encourage customer to use timing simulation as it is slow. We encourage customer to use timing analyzer and write the constrain for it.

CZHE0
Beginner
151 Views

Hi KTan9, I'm using the Cyclone V GX Starter Kit. Is it supported?

 

Also, is there a tutorial I could refer to for 'use timing analyzer and write the constrain for it'?

Kenny_Tan
Moderator
151 Views

nope. V series is not support timing simulation. You can refer to https://www.intel.com/content/www/us/en/programmable/support/training/course/odsw1115.html for the tutorial. make sure you attend all the prerequisite and the following module

Reply