Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Timing violations from Synopsys Synphony to Quartus

Altera_Forum
Honored Contributor II
‎01-24-2012 08:49 AM
1,141 Views

Hello, 

 

did anyone have problems in meeting timing constraints in Quartus after that Synphony (Simulink library to generate VHDL code) reported all timing constraints where met? 

 

Please find in this previous post of mine more details: 

 

http://www.alteraforum.com/forum/showthread.php?p=138836#post138836 

 

Thanks
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.