- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi, I am fairly new to Quartus and Verilog having mainly a software background.
I was looking at the use of the state machine wizard in a YouTube Tutorial at
(259) How to create a State Machine with the Quartus State Machine Wizard - YouTube
The tutor showed how to use the State Machine wizard to implement a traffic light system.
The tutor quite rightly used a counter to signal different states depending on the counter value, I am however baffled how the counter was made to count up as no mechanism/code was shown which actually incremented the counter! The system nevertheless worked because the generated Verilog seemed to somehow have inferred the existence of a clock from seemingly thin air. Can somebody please enlighten me if the if anything like State Machine compiler makes some assumptions based on components naming conventions e.g. 'counter*' or something like that?
Many thanks.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As noted at 4:52, there was an already-created top-level design with the clock and other logic. The state machine was instantiated into that top-level file.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Ah yes thanks I noted that later on.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Sounds like the issue has been addressed. I'll now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page