Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

UART core simulation

BAdam1
Beginner
236 Views

I am using Quartus Lite 20.1.1 to simulate the UART core.  I am using Nativelink to run the simulation.  There is an issue with the baud divisor in simulation.  If you select FIXED BAUDRATE in Platform Designer, the simulation accepts the write to the divisor.  If the box is left unchecked, it always loads the baud divisor from divisor_constant in the simulation code.

I have verified the baud divisor and send data at the correct baud rate to the rxd pin.  The RRDY bit never gets set.  The status register always reads 0x60 with TRDY and TMT set.

0 Kudos
1 Reply
BoonBengT_Intel
Moderator
117 Views

Hi @BAdam1,

Thank you for posting in Intel community forum and hope this message find you well.
As per discussion and some investigation, the RTL code structure of the testbenches are incorrect as not accordingly to the recommended structure.
To write a testbenches code for the avalon, would recommend to start the user guide here, which will be a great starting point. (e.g. below example can also be a great references)

Process to write a testbench to validate the behavior of the IP can be lengthy sometime.
Perhaps would suggest to system console which is a much easier, for that the example here would be a good starting point. (i.e. may refer to the 'Introduction to FPGA Simulation and Debug' workshop)

Thank you

Warm regards.
BB

Reply