Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Updating Block or Symbol File from HDL

Altera_Forum
Honored Contributor II
2,292 Views

Hi, 

Is there a way to update the pins on an existing symbol or update the I/O table in an existing block from a VHDL file?  

 

Here's what I'm trying to do: 

I have a top level block diagram with symbols and blocks. I used the blocks to generate the original skeleton for my VHDL files. Later I had to add and remove a few ports in my VHDL file. Now I would like to update the block in my block diagram using the VHDL file. Is this possible? 

 

Is it possible to do this for symbols? 

 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
1,484 Views

I believe you'll just have to create a new .bsf file from the updated code.

0 Kudos
Altera_Forum
Honored Contributor II
1,484 Views

Unfortunately that destroys any symbol customization I have made. I typically just end up adding or removing ports. I thought there might be a way to update the symbol (add/remove pins) from HDL. I guess that's not possible.

0 Kudos
Reply