Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Using TCL (or other Script) file in Quartus to automate module/circuit creation

Altera_Forum
Honored Contributor II
1,618 Views

I have various simple modules (Verilog) written and included in my Quartus project file. 

 

 

Lets say each such module receives a 8 bit input, increments the value and outputs the new value. 

 

 

Depending on my requirement I may want to use as many as n instances of such module. Is it possible to using scripts where in user may input the value of n.  

 

 

My example is very simplistic to make the problem statement clearer. My end result is to have a Simple Wireless sensor network with n nodes. I may simulate the network characteristics using various values of user defined n. My hardware is Altera Cyclone4GX. 

 

My question is, is it possible. If yes, Could anyone show me the direction please as reading the TCL reference manual didnt help me much.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
906 Views

You can create a top level verilog file with the Parameter N, and then set the parameter from project settings.  

If you're only interested in simulation at the moment, you can set the parameter when you run the simulation in modelsim using the -g option from the command line: 

 

vsim my_design -gN=8
0 Kudos
Reply