Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

VHDL language construct synthesis

Altera_Forum
Honored Contributor II
1,057 Views

Hi all, 

 

I am looking for a document which specifies which constructs in the VHDL language ALTERA synthesizes. 

 

Is ALTERA capable of synthesizing a function or procedure with a defined register or only it can infer combinational hardware in functions/procedures. I want to create a library of commonly used hardware (Sequential) and call it via a function/procedure. 

 

Thanks very much. 

 

Jozamm
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
404 Views

The answer is usually combinatorial, but the registers would come if you placed the function/procedure inside a clocked process. 

If there any reason you want to use functions/procedures? Using these does not allow any pipelining in the function/procedure, so you're taking away the greatest power to increase your FMax. 

 

Anyways, procedures are fairly redundant in synthesisable code because of the fact you can only really scribe combinatorial logic in them. THey are way more useful in testbenches (where you can make one procedure emulate an entire bus transaction).
0 Kudos
Reply