Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Vector Waveform for Gain/Ref

Altera_Forum
Honored Contributor II
‎07-26-2013 05:07 PM
1,338 Views

Hello friends, 

 

Am new to VHDL and the Quartus II environment. I like to know how to set the gain/reference value for a binary comparator at a fixed point of 8192. What range of STD_LOGIC_VECTOR would that be. I saw an existing code doing that, with a width 1 DOWNTO 0 for a 8192 decimal value, how possible?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎07-26-2013 09:26 PM
609 Views

You need 13 bits for 0 to 8191

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-30-2013 05:53 PM
609 Views

thanks noted

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.