Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Vector Waveform for Gain/Ref

Altera_Forum
名誉分销商 II
1,343 次查看

Hello friends, 

 

Am new to VHDL and the Quartus II environment. I like to know how to set the gain/reference value for a binary comparator at a fixed point of 8192. What range of STD_LOGIC_VECTOR would that be. I saw an existing code doing that, with a width 1 DOWNTO 0 for a 8192 decimal value, how possible?
0 项奖励
2 回复数
Altera_Forum
名誉分销商 II
614 次查看

You need 13 bits for 0 to 8191

0 项奖励
Altera_Forum
名誉分销商 II
614 次查看

thanks noted

0 项奖励
回复