Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Verify data of FFT MegaCore through SGDMA.

Altera_Forum
Honored Contributor II
‎01-19-2011 11:58 PM
1,164 Views

Hi all, 

 

After I generate the FFT from MegaCore, I see that I also have 2 inputs files text for real and imag.  

 

My question is how to take those input files plug into my SGDMA on Nios IDE C code and verify it really work with my FFT in SOPC builder. 

 

 

My FFT is very simple. 16 bits for input (8 real and 8 image) and 22 bits for output (8 real, 8 image, and 6 for expo). My understand is that SGDMA only takes in 1 input in and 1 output out, so how do I to increase the inputs and outputs of my design. 

 

Thanks, 

Sean
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.