Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

PLL Merging

Altera_Forum
Honored Contributor II
‎01-19-2011 11:29 PM
1,272 Views

I have two designs very similar, both instantiate one PLL, two ALT_LVDS_TX and two ALT_LVDX_RX.  

 

Design A, drives the output of the PLL to a pin, design B does not. 

 

For design A, Quartus generates a design with 3 PLLs (which is what I expect, due to merging the 4 ALT_LVDS PLL into two). 

 

For design B, Quartus generates a design with 4 PLLs, and if I output a clock from the PLL, it generates a design with 5 PLLs. 

 

The ALT_LVDS code fro both A and B are the same. 

 

Any ideas what's causing this behavior and what can I tale a look at to figure what what's going on. 

 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-20-2011 07:28 AM
564 Views

Each PLL can have only two clock inputs. If you have different clock sources, then the system will use more PLL.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.