- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello all,
I'm trying to compile "Stratix 10-Tx PAM4 2x51 Gbps with SMA Design Example 18.1" with my Strati10 Tx Signal Integrity Dev Kit.
I got an error message below during compilation:
Error(13452): Verilog HDL Module Instantiation error at native0_altera_xcvr_native_s10_etile_181_32cenqy.sv(3058): module "ct3_xcvr_native" has no parameter named "hssi_aibnd_rx_aib_ber_margining_ctrl"
Could you please let me know how to handle with the issue?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
guess you are using a newer version than Quartus 18.1? The example design built with 18.1 will probably need IP regeneration or even some modifications to work with newer Quartus versions. Problems of this kind have been frequently reported.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
guess you are using a newer version than Quartus 18.1? The example design built with 18.1 will probably need IP regeneration or even some modifications to work with newer Quartus versions. Problems of this kind have been frequently reported.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you for your reply, FvM.
The version of Intel Quartus Prime Pro installed on my PC is 18.0.
It would be due to the version as you said. I'll try with Quartus 18.1.
Best Regards,
Junyong
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
For example design, you are encouraged to use same version as mentioned to avoid expected issue e.g. IP upgrades and compatibility.
Use different version is at your own responsibility.
May revert to 18.1 per mentioned.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes. After matching Quartus version to the example file, it was effective.
I faced another issue, but the issue I addressed was resolved.
Thank you very much for your help.
Best Regards,
Junyong
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Let me know if there is any update
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to https://supporttickets.intel.com/, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
p/s: If any answer from community or Intel support are helpful, please feel free to mark as solution, give Kudos and rate 5/5 survey

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page