Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Warning message when programming part: "210120 MAX 10 information is incomplete. The ISP clamp functionality will be disabled." What does this mean? How do you fix it?

MStof1
Beginner
3,198 Views
 
0 Kudos
5 Replies
ShafiqY_Intel
Employee
3,026 Views

Hi MStof1,

 

Maybe you can try this workaround. Please refer below:

MAX 10 ISP.JPG

 

 

Cheers.

0 Kudos
MStof1
Beginner
3,026 Views

Since we're using a POF file to program, this doesn't seem applicable.

0 Kudos
ShafiqY_Intel
Employee
3,026 Views

Hi MStof1,

 

Have you tried to TICK/UNTICK this option? Any different in your design?

 

Cheers

0 Kudos
MStof1
Beginner
3,026 Views

I haven't been the one doing the programming so I haven't tried it.

0 Kudos
ShafiqY_Intel
Employee
3,026 Views

Hi MStof1,

 

Kindly try it out with your design first and let me know the result. 

 

Cheers

0 Kudos
Reply