Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Annonces
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Warning: pcie_a10_hip_0.phy_g2x4

morrison
Débutant
1 732 Visites

I get the following warning in Platform Designer when generating the HDL for the PCIe interface with the Arria 10.

Warning: pcie_a10_hip_0.phy_g2x4: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.

Quartus Prime 20.1.1 Build 720 11/11/2020 SJ Standard Edition Patches Installed: 1.02std,1.09std

Étiquettes (1)
0 Compliments
11 Réponses
Wincent_Altera
Employé
1 707 Visites

Hi,

 

Thanks for contacting Intel. I'm assigned to support request.

I'll investigate and get back to you soon. Thanks for your patience.

 

Best regards,

Wei Chuan


Wincent_Altera
Employé
1 706 Visites

Hi,


Can you try it at Quartus Standard v21.2 above and see if you are seeing the same error ?


Regards,

Wei Chuan


0 Compliments
morrison
Débutant
1 667 Visites

Hi Thanks a lot,


It has not been tried, but we are looking to remove the warning without updating the version open some information about it.

0 Compliments
Wincent_Altera
Employé
1 681 Visites

Hi,

 

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

​​​​​​​Else I would like to have your permission to close this forum ticket

 

Regards,

Wincent_Intel


0 Compliments
morrison
Débutant
1 667 Visites

I have part of the log files it would help to review it.

0 Compliments
Wincent_Altera
Employé
1 619 Visites

Hi,


Do you able to try it at suggested quartus version ?


Regards,

Wincent_Intel


0 Compliments
morrison
Débutant
1 598 Visites

I was able to duplicate this in Quartus 22.1std.1 Build 917

Warning: pcie_a10_hip_0.phy_g2x4: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.

Attached is the Platform Designer system.

0 Compliments
Wincent_Altera
Employé
1 583 Visites

Hi,


I looked into this warning and confirmed that it can be safely ignored. Please let me know if this answers your question or if you have any questions or concern around this.


Regards,

Wincent_Intel


0 Compliments
Wincent_Altera
Employé
1 573 Visites

Hi,

 

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

​​​​​​​Else I would like to have your permission to close this forum ticket

 

Regards,

Wincent_Intel


0 Compliments
Wincent_Altera
Employé
1 564 Visites

Hi,

 

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

​​​​​​​Else I would like to have your permission to close this forum ticket

 

Regards,

Wincent_Intel


0 Compliments
Wincent_Altera
Employé
1 530 Visites

Hi

 

We have not hear from you and this Case is idling. It is not recommended to idle for too long.

Therefore following our support policy, I have to put this case in close status. My apologies if any inconvenience cause

Hence, This thread will be transitioned to community support.

If you have a new question, feel free to open a new thread to get support from Intel experts.

Otherwise, the community users will continue to help you on this thread. Thank you

If your support experience falls below a 9 out of 10, I kindly request the opportunity to rectify it before concluding our interaction. If the issue cannot be resolved, please inform me of the cause so that I can learn from it and strive to enhance the quality of future service experiences. 

 

Regards,

Wincent_Intel


0 Compliments
Répondre