Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Why is the total used logic elements 0%?

AChen139
Beginner
‎02-25-2019 10:00 PM
2,133 Views

fpga.png

Is there anyone could help? Thanks.

0 Kudos

Link Copied

1 Reply
AnandRaj_S_Intel
Employee
‎02-26-2019 12:34 AM
1,723 Views

Hi,

 

Already discussed in old thread

https://forums.intel.com/s/question/0D50P00003yyM5NSAU/help-compilation-successful-but-zero-logic-element-used

 

Quartus synthesizer removes all logic whose outputs are unused/constant/unchanged/if nothing is routed out of the chip.

 

If possible can you Share your design code?

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Regards

Anand

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.