Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14947 Discussions

Why is the total used logic elements 0%?

AChen139
Beginner
516 Views

fpga.png

Is there anyone could help? Thanks.

0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
106 Views

Hi,

 

Already discussed in old thread

https://forums.intel.com/s/question/0D50P00003yyM5NSAU/help-compilation-successful-but-zero-logic-el...

 

Quartus synthesizer removes all logic whose outputs are unused/constant/unchanged/if nothing is routed out of the chip.

 

If possible can you Share your design code?

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Regards

Anand

Reply