Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15468 Discussions

How to generate .sdo file for gate level-simulation? I'm using Arria 10 dev kit

DeusMMJr
Novice
551 Views
 
0 Kudos
1 Reply
MuhammadAr_U_Intel
132 Views
Hi, With reference to document, https://www.intel.com/content/www/us/en/programmable/documentation/gtt1529956823942.html#mwh14099606... Gate Level Timing simulation is supported only for a few devices and Arria10 is not one of them. Un-fortunately you cannot generate .sdo files for Arria10 device. Thanks, Arslan
Reply