How to generate .sdo file for gate level-simulation? I'm using Arria 10 dev kit - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

How to generate .sdo file for gate level-simulation? I'm using Arria 10 dev kit

791 Views

Link Copied

1 Reply

372 Views

Hi, With reference to document, https://www.intel.com/content/www/us/en/programmable/documentation/gtt1529956823942.html#mwh1409960616365 Gate Level Timing simulation is supported only for a few devices and Arria10 is not one of them. Un-fortunately you cannot generate .sdo files for Arria10 device. Thanks, Arslan

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.