Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

How to generate .sdo file for gate level-simulation? I'm using Arria 10 dev kit

DeusMMJr
Novice
‎02-23-2019 02:07 AM
1,139 Views
 
0 Kudos

Link Copied

1 Reply
MuhammadAr_U_Intel
Employee
‎02-25-2019 09:08 AM
720 Views
Hi, With reference to document, https://www.intel.com/content/www/us/en/programmable/documentation/gtt1529956823942.html#mwh1409960616365 Gate Level Timing simulation is supported only for a few devices and Arria10 is not one of them. Un-fortunately you cannot generate .sdo files for Arria10 device. Thanks, Arslan
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.