- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi everyone, I hope this is the right subforum to post my question.
I've been using VHDL for many months and I can say I usually find my way to get what I need working. However, some days ago a question came to my mind looking at someone else's code. The question is the following: Is there any advantage in describing a combinational piece of logic (e.g., a multiplexer or a decoder) through a process instead of with concurrent statements only? Thank you for any suggestion you will give! Regards, LorenzoLink Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The real advantage is in well written, well commented code - not whether or not a process is used. Id rather see a well written process that a badly written bit of concurrent code.
But there is an inherant danger with a process - if you miss a signal from the sensitivity list it will not behave in simulation the same as on real hardware. All lines of VHDL outside a process are really just a process sensitve to all signals on the right hand side of the assignment.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you for your clear answer: that's exactly what I needed to know.
Regards, Lorenzo
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page