Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Width mismatch error

MR23
Beginner
973 Views

Hi there,

I am trying to add four 8-bit adder to create a 32-bit adder. As you can see, I am having issues as A[7..0] is going to A[31..0]. Same error for B input. However, I am not getting any error for Sum output (bottom line). How to fix this problem?

Thanks.

 

 

Width_mismatch_Error.png

 

Labels (1)
0 Kudos
1 Solution
ShengN_Intel
Employee
950 Views

Hi,

 

Same thing have to be done on A, B like the Sum. For the bus line from A[7..0] and B[7..0], have to Right-click -> properties -> Give name like A[7..0], A[15..8], A[23..16], A[31..24] for each inst. Same things goes for B.

 

Thanks,

Best Regards,

Sheng

p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.

 

View solution in original post

0 Kudos
2 Replies
ShengN_Intel
Employee
951 Views

Hi,

 

Same thing have to be done on A, B like the Sum. For the bus line from A[7..0] and B[7..0], have to Right-click -> properties -> Give name like A[7..0], A[15..8], A[23..16], A[31..24] for each inst. Same things goes for B.

 

Thanks,

Best Regards,

Sheng

p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.

 

0 Kudos
MR23
Beginner
916 Views

Thanks. It worked!

0 Kudos
Reply