Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

altufm_osc Verilog model

Altera_Forum
Honored Contributor II
1,513 Views

Hello everybody, 

 

I am using an internal oscillator in my project, altufm_osc, and would like 

to include a verilog model in my simulation. The Quartus II user guide mentions the creation of IPFS models, however the megafuntion wizard 

does not seem to a have such an option. The verilog that was generated 

when I created the oscillator only creates a high impedance output. 

 

Any ideas of what I can do ? 

 

Thanks !! 

Eric
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
782 Views

if you're using the ModelSim-Altera (Starter) Edition the MAXII components library should already been present. you should only have to compile the oscillator's .v and your test bench. i tested it (with Nativelink) and set oscena='1' and saw an output as expected. 

 

 

it doesn't look like there's a .vo model like some other IP.
0 Kudos
Altera_Forum
Honored Contributor II
782 Views

Hello thepancake, 

 

Thanks a whole buch for your answer, I am still missing a few parts of the picture, the documention doesn't seem to help much. 

 

When I create the oscillator in Quartus I walk through the wizard, ask for  

a Verilog model, and the following two modules are created: 

 

altufm_osc0_altufm_osc_rv5 

 

altufm_osc0 

 

However inside the altufm_osc0_altufm_osc_rv5 block there is another  

block: maxii_ufm instantiated which I am missing - where can I find this verilog file ? I have searched all through the installation directory and cannot find it, I have also looked into the nativelink you mention which indicates: 

 

compile the design. if you specified an eda simulation tool, the quartus ii software creates a simulation work directory, compiles the appropriate design files and simulation libraries, and launches the eda simulation tool. 

 

I tried this since I am using altera-modelsim, however no such directory was created when I ask for a Verilog HDL model to be written out. 

 

Hmmm... 

 

Thanks again for your help !! 

Cheers and have a good weekend, 

Eric
0 Kudos
Reply