cannot write PCIE interrupt status register

Altera_Forum · ‎11-29-2010

Hi,

I am working at Quartus 10 SP3, the device is A2GX65,when i using SOPC to building a pcie system,some problem about interrupt is occured.

I write to P2A_MAILBOX registers from NIOS, and I found the coresponding P2A_MAILBOX_INT bit is asserted.

But when I write 0x0 to pcie_p2a_interrupt_status_reg to clear the IRQ, it didn't change.

Does anyone know why?

regards.

--xcq

Altera_Forum · ‎11-30-2010

Hi,

this is a RW1C (read/write '1' to clear) register. You have to write a '1' to the status bit you want to clear.

Altera_Forum · ‎12-02-2010

--- Quote Start ---

Hi,

this is a RW1C (read/write '1' to clear) register. You have to write a '1' to the status bit you want to clear.

--- Quote End ---

Thanks very much.

I've fixed it out.