PCI express compiler 10.0sp1 problem.

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

PCI express compiler 10.0sp1 problem.

949 Views

Info: asd: generating HDL... Info: asd: Variation name : asd Info: asd: Variation language : Verilog HDL Info: asd: Output directory : /home/artem/Projects/q10_softpcie_1x Info: asd: Generating HDL... Info: asd: Generating netlist using chosen parameters... Info: asd: pcie_setup_proj.tcl Failed to execute !!!! Error: asd: HDL generation failed

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.