Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

codes for reg

Altera_Forum
Honored Contributor II
1,147 Views

I have being able to write the code for the key pad,synchronizer and the seven segment display and almost finished with the block diagram for the full schematics.I however am not sure about the code for the register .i would be grately if you can write the code for the register outside clocking when its valid.or if you need the code i have written for the register i would be more than grateful to provide,if not please give code right away.thanks or do you think thats that i actually need a register to implement this.i could use an lpm dff,but its a cheap way of getting around theproblem 

question 

design and implement the controller for an electronic safe. You will interface a 16-button keypad to the NIOS boards. The combination code of the safe will be the last “X” digits (see table 1) of your ID. The first stage of the test project is to design and implement a keypad scanner in Verilog to display the pressed keys on one of the seven segment LEDs. You will need to design a debouncer circuit for the input signals from the keypad. In the next stage design a circuit to write the pressed keys codes in a memory and display them in order on the right seven segment LED. The left seven segement LED should display whether you are entering the 1st, 2nd ,... key. Compare the stored combination with the combination code of the safe. If they match then turn on LED1 to show that the safe is open, otherwise display an appropriate code ( e.g. Er) on the two seven segments. For bonus marks you should allow the user to enter their own combination code for the safe. This should be done by the user pressing the “F” key followed by „X‟ digits of their choice 

 

Reports 

1. Description of Architecture(s) and Controller(s) (with block diagram showing interconnections). (Maximum 2 pages A4) 

2. Description of each module to be documented by the following information 

a. ASM Charts for any Algorithmic State Machines. (1 page per ASM) 

b. Commented Verilog code for each module. 

c. Full simulation of each module. (With annotations indicating what the simulation proves). 

3. Schematic of the full system. 

4. Simulation of the full system. (With annotations and maximum ½ page on any comments) 

5. Explanation of experimental test results
0 Kudos
0 Replies
Reply