Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

compilation of design with DDR2 controller in startix IV fails

Altera_Forum
Honored Contributor II
‎05-25-2011 10:38 AM
1,142 Views

HI, 

When I'm trying to compile ddr2 controller to STRATIX IV with quartus 10.1 , I got the following errors, does anyone know how to overcome them ? 

 

Error: Termination calibration block atom "dbm2ddr2_control: control|control_0002: control_inst|control_0002_controller_phy:controller_phy_inst|control_0002_memphy_top:memphy_top_inst|control_0002_oct_control:uoct_control|sd1a_0" uses RUP port, which must be connected to an I/O atom in input mode File: control_0002_oct_control.v Line: 82 

 

Error: Termination calibration block atom " control: control|control_0002:control_inst|control_0002_controller_phy:controller_phy_inst|control_0002_memphy_top:memphy_top_inst|control_0002_oct_control:uoct_control|sd1a_0" uses RUP port, which must be connected to a dedicated I/O atom with no other fanout File: control_0002_oct_control.v Line: 82 

 

thanks in advance, 

Alexandron
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-25-2011 03:21 PM
428 Views

it looks like you don't have the RUP RDN ports of the memory controller connected all the way out to pins

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.