Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15555 Discussions

dcfifo aclr recovery timming fail

JDrba
Beginner
224 Views

Timing analyzer tool report that Recovery timing on reset synchronizer fail. I found I can  apply the following false path assignment on the reset path:

set_false_path -to *dcfifo:dcfifo_component| dcfifo_*:auto_generated|dffpipe_*:wraclr|dffe*a[0] • set_false_path -to *dcfifo:dcfifo_component| dcfifo_*:auto_generated|dffpipe_*:rdaclr|dffe*a[0] 

 

Is it necessary use this to avoid timing violation or is it some another way?

0 Kudos
2 Replies
KhaiChein_Y_Intel
131 Views

Hi,

 

According to the user guide https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_fifo.pdf (Page 19), you have to apply the above two false path assignments on the reset path.

 

Thanks.

Best regards,

KhaiY

 

KhaiChein_Y_Intel
131 Views

Hi,

 

Do you have any questions?

 

Thanks.

Best regards,

KhaiY

Reply