Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

defparam

Altera_Forum
榮譽貢獻者 II
1,474 檢視

Hi. I have several modules that used the parameter in my verilog design. However it is very troublesome to do the change the value of the parameter for every module involved. Is there any way just to declare it once only on the top module? Thanks.

0 積分
2 回應
Altera_Forum
榮譽貢獻者 II
709 檢視

Normally people use `define / `ifdef etc. to load the parameter values if this is required. 

 

You can either set up the defines you want in a verilog file and include that at the beginning of the file list, or Quartus can set defines for you.
Altera_Forum
榮譽貢獻者 II
709 檢視

Thanks a lot.

回覆