Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

delay measurement with modelsim

Altera_Forum
Honored Contributor II
‎02-20-2012 02:42 PM
1,542 Views

Hi, 

 

I wanna measure delay of a ripple carry adder from modelsim simulation.program works fine.I can see the output waveforms also.but i can't find any delay between inputs and output even with zoom view.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-20-2012 03:42 PM
845 Views

Delay isn't modelled in a functional (RTL) simulation. You need to perform a gate-level simulation to see it.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.