Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

dual port buffer

Altera_Forum
Honored Contributor II
‎04-21-2010 04:37 AM
1,303 Views

i m implementing a block where there r 2 buffer and mux,demux in which i need to store 16(4X4) each 8bit data in the buffer.so i made a 2:1 mux and a RAM but how to write the data out from mux to buffer for each clock cycle. 

i attach the block diagram of my design. can any one help me.
Preview file
11 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.