- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
edge detection in verilog is easy or a very long program>? ,. can somebody help about this edge detection in verilog,. thank you,.
Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Are you trying to detect a 0->1 or 1->0 transition of a signal?
As long as you know how to construct a circuit, it can be coded in Verilog. always @(posedge clk) signal_reg <= mysignal; assign rise_edge = ~signal_reg & mysignal;- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i mean for image processing,. like sobel

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page