Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

error during simulation

Altera_Forum
Honored Contributor II
‎03-16-2013 07:11 AM
1,228 Views

Hi 

I am simulating my project using Quartus II and getting following error 

 

Error: Simulation results from c:/altera/80copy2/quartus/voq_switch/db/voq_switch.sim.cvwf (0 ps to 1.0 us) do not match expected results from vector source file c:/altera/80copy2/quartus/voq_switch/voq_switch.vwf 

 

can u please tell me what could be the problem 

 

Thank you
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.