Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

error in altera-modelsim simulation

abhishek
Beginner
988 Views

Hi am trying to simulate a design in altera-modelsim for a simple design am just trying to observe the internal signal of a design in testbench using $display or $monitor but it throws a error at that line is there any particular sytax in altera-modelsim?

can you please help me out

 

$monitor("data:%d\n",test_tb.top.Interface.start);

here start is the internal signal to be observed

0 Kudos
1 Reply
Tricky
New Contributor II
127 Views

What is the error?

Reply