Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15319 Discussions

few nodes ( I/O pins) are automatically added while pin assignment, that are not relevant to my design. what to do with as I am not able to remove them?

SPraj4
Beginner
674 Views

xxxxxxxxxxxxxxxx.JPGI don't know what to do with these extra pins and I have tried to delete them but it says "CAN'T DELETE BUS BIT". Those are some sort of replica of the pin in design, even though their I/O Standard is not set to differential . it can be seen at last in image above.

 

0 Kudos
1 Reply
Vicky1
Employee
374 Views

Hi,

Can you please check with quartus setting file *.qsf?

It can overwrite the previous assignments.

Please refer the "7.2.1.4.1. Adding Pins and DQ Group Assignments" from the link below,

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/external-memory/emi_plan...

Regards,

Vicky

Reply