following signals via tcl rtl package

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

following signals via tcl rtl package

895 Views

Hello!

Is there a way to follow signals trough the design hierarchy with the ::quartus::rtl TCL package?

I'd like to find out in a TCL script if a spezific toplevel pin is connected to anything in one of the lower design modules. The script should run after map, before the fitter.

I've been trying to use the get_rtl_get_pins, _fanouts etc... commands but didn't succeed to follow the connection of a toplevel pin into a submodule.

Regards,

Ego

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.