Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

how data is written in sdram

Altera_Forum
Honored Contributor II
1,121 Views

Hi 

 

I am working on video and image processing project. 

I am using quartus II v6.0 and dsp builder. 

I have used deinterlacer, chroma resampler, color space converter and scaler megacore function between two avalon streaming interfaces.  

in deinterlacer megacore function by weave method, I want to know how YCbCr 4:2:2 is witten inside the memory??? 

Y, Cb and Cr information stored separately in sdram or the whole frame is stored as it is pixel by pixel??? 

 

If anybody have clear idea please tell me. 

 

Thank You
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
413 Views

Hey Rizwan! 

 

We want to load an Image in SRAM and we want to perform segmentation algorithm on the loaded image and siplay it on the VGA Screen. We want to implement this objective on NIOS platform using SOPC builder. 

 

 

Could you please tell us in what way the above objective can be accomplished. 

If it is possible please send us any related reference design or any pre-generated hardware platform(SOPC Builder) for image processing. 

 

Thanks in advance :)
0 Kudos
Reply