Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

how do you map an array to a std_logic_vector?

RKapi
Beginner
‎10-28-2018 08:29 PM
1,544 Views

For eg: I have an array -

type REG_TYPE is array (0 to FIR_ORDER-1) of signed (DATA_WIDTH+COEFF_WIDTH-1 downto 0)

 

and another signal X: REG_TYPE.

 

As per the need of the requirement, i would be calling some adders and multipliers to meet the objective.

And adders have the type of STD_LOGIC_VECTOR.

 

Upon Portmapping, i have come to a situation where my result(STD_LOGIC_VECTOR) is getting values from REG_TYPE.

 

This is showing an error. Please provide me guidance

0 Kudos

Link Copied

2 Replies
mfro
New Contributor I
‎10-28-2018 09:13 PM
805 Views

>> This is showing an error.

 

What error?

 

It would be a lot easier to help you if you would show your code.

0 Kudos
Copy link
KhaiChein_Y_Intel
Employee
‎10-29-2018 07:43 AM
805 Views

Can you provide the code and full error message?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.