Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

how to dump routing elements in Quartus II

Altera_Forum
Honored Contributor II
‎04-13-2012 05:13 PM
2,564 Views

Is there a way in Quartus II to dump out the routing resources of a device 

using TCL? I am interested in STRATIX V. 

 

I know how to dump out routing resources of a used design using routing_path, 

but that gives you used connectivity and not "available connectivity". 

 

thanks.
0 Kudos

Link Copied

6 Replies
Altera_Forum
Honored Contributor II
‎04-13-2012 06:45 PM
1,189 Views

Doubtful. I've never seen it done nor heard of it. Why do you want this? I believe the Altera University Program does stuff with people who want to work with "routing", but it's purely for academic purposes. I hope you're not hand-routing for timing closure? 

(You can also go to Assignments -> Back-Annotate and do it to routing, which writes out an .rcf file, which has all the routing, but again, only the routing used, not available)
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-13-2012 09:09 PM
1,189 Views

I need it to understand the patterns in the stratix v architecture. the QUIP program is version 9.0 which only covers till Stratix III. 

 

Understanding the routing architecture (along with the floorplan) can help you create macros, which are packed placed and routing structures with predictable timing. 

 

Is Assignments->Back Annotate (with routing) supported on Stratix V? 

 

thanks.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-02-2013 01:31 PM
1,189 Views

Hello, 

 

Have you found a solution in the end? Thanks.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-06-2013 03:43 AM
1,189 Views

Hello, 

 

This command: 

 

quartus_cdb --64bit <qpf_name> -c <qsf_name> --back_annotate=routing  

 

Will produce <qsf_name>.rcf , which contains design routing. It'll also add low-level placement to your <qsf_name>. So back it up before running this command. 

 

 

@Rysc  

I disagree that it's only for academic purposes. I actually use placement and routing information to improve performance of my designs. 

 

 

Thanks, 

Evgeni
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-06-2013 08:12 AM
1,189 Views

Hello, 

 

Thank you for this command. 

But I think this command can only dump out used connectivity, not available connectivity. 

 

Thanks still, 

s84252
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-02-2017 12:23 AM
1,189 Views

Hi,  

 

Were you able to successfully dump all the available connectivity information? 

If so can you please share.  

 

Thanks
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.