how to use all the pll's to create clock

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

how to use all the pll's to create clock

1,377 Views

Hi,

I want to use all the pll's to generate 42 output clocks.

when i try to compile my project i get the error message " Error: Design requires 42 clock signal(s) of type Global Clock but device can contain only 16 clock signals of type Global Clock"

how do i define the extra clocks so I will be able to use them as outputs?

BTW I use ARRIA II GX device.

thanks...

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.