how to write a clock constraint for an LVDS clock IO.

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

how to write a clock constraint for an LVDS clock IO.

1,919 Views

Hi,

I want to write a clock constraint for a differential clock input.

Best Regard,

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Terms of Use
*Trademarks
Cookies
Privacy
Supply Chain Transparency
Site Map