issue with adding ip core in qysis

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

issue with adding ip core in qysis

1,194 Views

I am using Quartus 11.0 and working in DE0 nano board. I am having a state machine in RTL.It was working fine until i add a UART interface in Qysis . After adding UART my state machine is not working properly. UART core is not been used in design of state machine .I just added receive and transmit ports in RTL top level entity for UART ,then issue arises. Resource utilization is below 20 %. what may be the issue ?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.