manual interconnect manipulation

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

manual interconnect manipulation

1,005 Views

Hi all,

I'm trying to attempt some experiments with SEUs.

Is it possible to change the state of interconnects in altera devices using quartus?

Basically, if a random bit-flip were to occur on an interconnect switch, my solution would catch this error in a clock cycle. In order to prove this, I need to be able to generate random bit-flips via simulation. Is this possible?

I've been looking at Chip Planner and the ECOs, but it seems like "atoms" do not interact with the LAB interconnects.

Can someone please confirm or deny this?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.