Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16597 Discussions

net delay timing violations

Altera_Forum
Honored Contributor II
‎11-29-2016 07:08 AM
1,334 Views

Hi, 

 

I do not have any set up /hold violations in my design, but getting net delay timing violations in the range of 60 ps in two paths. I am fining it difficult to remove those violations. Please, Let me know if this can cause any potential issues if not fixed?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-29-2016 03:24 PM
294 Views

Is it a net delay inside the FIFO? I think that is overconstrained to 0.8 the period, where there is no reason for that to be done. (It could just by 1.0 * period).

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.