nios with ddr2 differential pin problem

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

nios with ddr2 differential pin problem

1,108 Views

I generated with QSYS a system with nios and ddr2.

This system is a component at vhd top-level.

I run the pin assignment tcl that made for the ddr2.

I named the out-pins from the top level same as the QSYS Instantiation.

The DDR2 is connected directly out of the design.

When it starts to place and route its give me error.

"Error: Can't place differential I/O positive pin at a differential I/O negative location."

This error is for the "memory_mem_ck" and "memory_mem_ck_n" signal generated by QSYS.

I tried to swich them but with no success.

How can I fix this? add something in the QSF file? some constrains?

The device is Stratix III.

Thank you and sorry for my bad English.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.