Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17249 ディスカッション

pins - component

Altera_Forum
名誉コントリビューター II
1,311件の閲覧回数

Hello. 

Can I physically (pin FPGA) use ports operator, which is used as an ingredient? 

When I use the pin planner, I see ports only main entity. How to do it? 

 

Thanks.
0 件の賞賛
4 返答(返信)
Altera_Forum
名誉コントリビューター II
609件の閲覧回数

you can name pins the same as the ports on the top level entity. busses need to be connected by individual bits.

Altera_Forum
名誉コントリビューター II
609件の閲覧回数

 

--- Quote Start ---  

you can name pins the same as the ports on the top level entity. busses need to be connected by individual bits. 

--- Quote End ---  

 

 

So, the physical pins must be declared in the main entity?
Altera_Forum
名誉コントリビューター II
609件の閲覧回数

You can assign the pins to the port names on the top level entity. You dont need to call your top level ports the same as the pin names.

Altera_Forum
名誉コントリビューター II
609件の閲覧回数

Nonetheless, the pins can only connect to the top level. So if you want pins to connect to a lower level you have to create ports for it on all higher levels and then map it trough the levels. As Tricky said, the names do not need to match the pin name as you can assign them to pins using the pin planner.

返信