Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

please help me.

Altera_Forum
Honored Contributor II
1,212 Views

I'm a newbie in this field, i have a problem and i hope that you all can help me.  

i wanted to add in countdown timer into the music box that shown at fpga4fun but i have no idea on how to do the coding for the countdown timer, so i need your help. :( 

i hope that the countdown timer is in VHDL code or you all can give me the VHDL coding and i'll try to change the music box verilog code so that i can add in the VHDL code. 

The countdown timer that i want is when i turn on the music box it will countdown 5 second, after countdown it will start to play music. 

 

thanks you very much for your help :)
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
494 Views

Are you using a dev. board? What is the frequency of the fpga clock? The timer is based on the clock period. The code looks like: 

 

entity.... 

 

architecture arch of ent_name is 

begin 

process(rst, clk) 

begin 

if(rst='1') then 

cont_reg <= ( others=>'0'); 

elsif(clk'event and clk='1') else 

cont_reg <= cont_prox; 

end if; 

end process; 

 

cont_prox <= cont_reg + 1 when ( cont_reg < timeout ) else 

cont_reg; 

 

start <= '0' when ( cont_reg < timeout ) else 

'1'; 

 

end architecture arch; 

 

The signal "start" goes up to '1' when expires the timer. you enable the circuit with this signal. The constant timeout depends of clock period.
0 Kudos
Reply