Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15553 Discussions

quartus prime is not support gate-level timing

Honored Contributor II


"Gate-level timing simulation is supported only for the Arria II GX/GZ,Cyclone IV, MAXII, MAX V, and Stratix IV device families" in quartus prime handbook 


Maybe quartus is only supported old device to timing simulation; 

if i use new device,Are there other way to gate-levle timing simulation?
0 Kudos
0 Replies